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1571 ABSTRACT 
A backside illuminated CCD imaging sensor for reading 
out image charges from wells of the array of pixels is 
significantly improved for blue, W, far U V  and low 
energy x-ray wavelengths (1-5000A) by so overthin- 
ning the backside as to place the depletion edge at the 
surface and depositing a thin transparent metal film of 
about lOA on a nativequality oxide film of less than 
about 30A grown on the thinned backside. The metal is 
selected to have a higher work function than that of the 
semiconductor to SO bend the energy bands {at the inter- 
face of the semiconductor material and the oxide film) 
as to eliminate wells that would otherwise trap minority 
carriers. A bias voltage may be applied to extend the 
frontside depletion edge to the interface of the semicon- 
ductor material with the oxide film in the event there is 
not sufficient thinning. This metal film (‘‘flash gate”), 
which improves and stabilizes the quantum eficiency of 
a CCD imaging sensor, will also improve the QE of any 
p n  junction photodetector. 
10 Claims, 16 Drawing Sheets 
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through this insulator will be collected as signal charge 
PRODUCING CCD IMAGING SENSOR WITH 
FLASHED BACKSIDE METAL FILM 
at thcfrontside. 
SUMMARY O F  THE INVENTION 
ORIGIN O F  INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
This invention relates to illumination detectors such 
as charge coupled device (CCD) imaging sensors, or 
diode sensors, and more particularly to the improve- 
ment and stabilization of the quantum efficiency (QE) of 
such sensors in the near IR, visible UV, X W  and soft 
It has been found that a more intimate contact of a 
thin backside metal film (heteeinafter called a “flash 
gate”), which is less than 10 A thick (Le., only 1 to 3 
monolayers) and is essentially transparent at all wave- 
lengths, can, without an external voltage, control the 
surface potential of the CCD to achieve the desired 
QE-pinned condition when deposited on a thin native- 
quality oxide of approximately 30 8, in thickness. The 
role of this flash gate in controlling the energy band 
structure of the CCD surface to improve quantum effi- 
ciency (QE) will apply equally to photodiode sensors. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates energy band structures at the back- 
side of a CCD for the labeled points shown in FIG. 2. 
represents the condition where the 
x-ray regions of the spectrum. 
for a number of terrestrial and space borne astronomical 2o Point 
instruments including the Wide Field/Planetary Cam- depletion edge the backside, 
backside illuminated CCD’S used by wF/pc Provide channel shown in FIG. 3 under backside charged and high sensitivity in the red, excellent charge transfer 25 uncharged conditions. Note that the QE-pinned condi- 
efficiency, and low read noise performance. However, tion can be achieved with backside charging when most 
the sensors exhibit quantum efficiency hysterisis (QEH) of the p+-diffusion is removed by thinning. 
and deliver low sensitivity in the blue and ultraviolet section of a CCD channel 
portion of the spectrum (i.G kc4500 8,). The Present showing the n+ input and output diodes, frontside de- 
inventor has recognized that the surface Of the backside 30 pletion edge, and three external voltages that control 
illuminated CCD represented two of three parts of a the frontside depletion edge. 
metal-insulator-semiconductor (MIS) device, namely a FIG. 4 is an enlarged view of a portion of the CCD 
semiconductor layer and a thin native oxide, but no channel of FIG. 2 showing the depletion regions near 
metal. In a Paper titled Backside Charging of the CCDp the n-p junction (x,, and x p )  beneath the frontside gate 
SPIE, Vol. 570 (1985) by the present inventor, it Was 35 before the n channel is fully depleted. 
shown that such a structure is inherently unstable be- FIG. 5 is a graph of the depletion region, xn, as a 
cause of the uncontrolled nature of signal charge in the function of V, for different epitaxial impurity concen- 
Surface states at the si-sioz interface. T O  Circumvent trations. Note that less than a micron of movement in xn 
this problem, the technique of backside charging was Occurs for a 3ov change in v,. 
developed which attempts to control the surface Poten- 40 FIG. 6 is a graph of potential distribution JI through 
tial by providing a negative static charge at the backside the CCD of FIGS. 3 and 4 as a function of distance from 
Of the CCD. While this technique is very effective in the frontside, where the symbols are as used in q u a -  
eliminating QEH, and improving the quantum effi- tions developed in the specification. 
ciency (QE) for WF/PC, it is a temporary solution and FIG. 7 is a graph of potential distribution as a func- 
periodic recharging is necessary whenever the sensors 45 tion of distance for different Vfg leaving Vsub and Vnp 
are warmed to ambient temperatures. W e  sensors on fixed. Note that the depletion depth, xp+t, increases 
WF/PC will be kept at a constant temperature of -95” slowly with increasing vfp 
after ultraviolet flooding and charging with the sun so FIG. 8 is a graph of depletion depth, xp, as a function 
the QE problems are avoided by this backside charging of V, for different VfP Horizontal lines indicate where 
technique.) 50 V, loses control over the frontside depletion depth for 
It is an object of this invention to present an improved a fixed Vfg and Vsub. 
technique which permanently solves the QE and QEH FIG. 9 is a graph of depletion depth, xp,  as a function 
problems for CCD imaging sensors. Recognizing that of Vsub for different Vfp The region shown between 
the CCD backside is simlar to a MIS system, but lacking horizontal lines is where the frontside depletion edge is 
the metal film, the present inventor has contemplated 5 5  controlled by Vfg and Vsub. 
completing the structure by applying a thin metal film FIG. 10 is a photograph of a CRT display of a 4OOO 
to the backside of the CCD, and directly controlling its A A flat-field image by a CCD “spot-thinned” into the 
surface potential by an external voltage source. Such a frontside depletion edge. Note the increase in QE in the 
structure will allow the user to have complete control thinned area due to an increase in the Fermi level at the 
of the surface potential and provide the necessary accu- 60 backside throughout the thinned area. 
mulation at the backside to collect 100% of the FIG. 11 is a photograph of a CRT display produced 
photogenerated signal carriers within the CCD poten- in a manner similar to the display of FIG. 10, except that 
tial wells located at the frontside. This condition is a substrate voltage was increased to cause the depletion 
referred to as the QE-pinned condition (J. Janesick, edge to move away from the backside, causing the QE 
Backside Charging of the CCD, SPIE, Vol. 570 (1985)). 65 to be decreased in the spot-thinned area. 
Unfortunately, the lack of a perfect insulating layer FIG. 12a is a cross section of a silicon CCD similar to 
with the desired optical properties has prevented the that of FIGS. 2 and 3, except that, in accordance with 
realization of this structure; any leakage current the present invention, a metal flash gate is deposited 
Charge coupled devices (CCD’s) have been chosen 
era (WF/PC) U d  in the Hubbie Space 
(Lockart, B.9 SPIE, vel- 331 (1982)). The eight thinned FIG. 2 is a graph of quantum efficiency and dark current as a function of membrane thickness for a CCD 
FIG. 3 illustrates a 
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over a native oxide film after overthinning, FIG. 12b in 
a cross section for a diode photodetector using a metal 
flashed gate, and FIGS. 12, d and e illustrate successive 
stages in the establishment of equilibrium between the 
CCD and metal for an ideal flash gate. A contact volt- 5 
age, V,, develops as electrons tunnel from the CCD 
onto the metal gate which has a higher work function 
than the semiconductor material of the CCD. 
FIG. 13 is a graph of electric field, EA, generated 
inside the CCD caused by the contact potential, V,, 10 
developed between the CCD and the metal gate as a 
function of distance, x. 
FIGS. 14u and 146 are energy band diagrams illus- 
trating the establishment of equilibrium conditions be- 
tween a metal flash gate and a CCD with a native oxide 15 
as the metal approaches the CCD from a distance d to 
intimate contact with the native oxide film. 
FIG. 15 is a graph of surface potential using a gold 
gate as a function of surface state density for different 
doping concentrations. Note that the CCD will remain 20 
in the accumulation state as long as the surface state 
density remains below 1013 state/cmZ-ev for NA= IOi5  
cm - 3. 
FIG. 16 is a graph the same as in FIG. 15, but using 
platinum for the flash gate. Note that an extra margin is 25 
achieved when accumulating with platinum because of 
its higher work function. 
FIG. 17 is a graph the same as in FIGS. 15 and 16, but 
using aluminum for the flash gate. Note that due to the 
lower work function of aluminum as compared to the 30 
CCD semiconductor material, depletion is promoted as 
opposed to accumulation. 
FIG. 18 is a graph of the light transmittance of a gold 
film as a function of wavelength for thickness from 10 to 
100 A. Note that for less than 10 8, there is negligible 35 
absorption across the W, visible, and near-infrared 
regions of the spectrum. 
FIG. 19u is a CRT display of a 4OOO A flat field image 
from a CCD haying overthinned comers and outer 
regions and a 50 A gold flash gate deposited on only the 40 
upper region. The dark central region marks the bound- 
ary of the frontside depletion edge where the QE 
switches to the QE-pinned condition in the comers and 
outer regions. FIG. 19b is a graph in which the frontside 
depletion edge clearly seen in FIG. 19a is drawn and 45 
labeled. 
FIG. 20 is a graph showing the energy band structure 
at the back of the CCD where the frontside depletion 
edge meets the backside causing the bands to switch 
from depletion to accumulation. 50 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
GENERAL DISCUSSION OF THE STATE O F  
THE ART 
The particular prior-art CCD to be discussed below 
was the 800 x 800 Texas Instruments Three Phase CCD 60 
(TI 3PCCD) used by WF/PC. This device, along with 
its ultimate performance limitations, is discussed in con- 
siderable detail by J. Janesick, SPIE, Vol. 501 (1984) 
and M. Blouke and J. Janesick, OPTICAL ENGI- 
NEERING, 22(5), 607-614 (1983). The TI 3PCCD 65 
structure is built with a 10 Ohm-cm, p-type, 10 pm 
epitaxial layer on a 0.01 Ohm-cm, p+-type substrate 
with a 2-4 p m  p+-diffusion, and uses a phosphorous 
with the accompanying drawings. 5 5  
4 
implanted n-buried channel. Because of a frontside 
polysilicon gate, the device is thinned to approximately 
10 pm (near the p+/p interface) for backside illumina- 
tion and is flooded with ultraviolet light from the back- 
side to achieve response throughout the near IR, visible, 
U V ,  XUV, and soft x-ray regions (Le., 1-10,OOO A), as 
described in U.S. application Ser. No. 642,417 filed 
Aug. 25, 1984 by James R. Janesick and Stythe T. Elli- 
ott. 
The thickness of the epitaxial layer, the p+ diffusion 
and the nchannel have been found to vary considerably 
from device to device. For example, the p+-diffusion (a 
diffusion that forms during epitaxial growth and during 
the CCD fabrication) for some CCDs extends almost 
completely through the sensor to the n-channel on the 
frontside. An experimental plot of impurity concentra- 
tion as a function of thickness through a CCD rnem- 
brane (frontside including n channel, p-epitaxial layer, 
and p+-diffusion layer, in that order from front to the 
substrate in the back) has shown that the p+-diffusion 
from the backside extends deep into the epitaxial layer 
on the frontside, reaching within only 2 pm from the 
n-c hannel. 
The original intent of the p+-diffusion was to stabi- 
lize and increase the short wavelength (h<5000 A) 
response of the CCD. However, it has been shown that 
this layer is instead involved with numerous QE prob- 
lems (J. Janesick, S P E ,  Vol. 501 (1984)), including the 
QEH problem experienced by WF/PC mentioned here- 
inbefore. In addition, the p+-diffusion has, for the ma- 
jority of the CCDs tested, significantly limited the full 
capability offered by backside charging in achieving the 
QE-pinned condition (J. Janesick, SPIE, Vol. 570 
(1985)). (It will also be shown below that the effective- 
ness of the CCD flash gate of the present invention is 
also significantly influenced by the presence of the p+ 
diffusion, which must be eliminated through thinning if 
the full potential of the prevent invention is to be real- 
ized.) 
The thinning technique employed on the TI 3PCCD 
often gave rise to variations in membrane thickness on a 
single device large enough to allow the QE to be stud- 
ied as a function of thickness from the substrate into the 
epitaxial layer. (The term “membrane” refers to the 
thinned semiconductor body under the diffused n-chan- 
ne1 of the CCD.) The QE and dark current (for un- 
charged and charged conditions) as a function of mem- 
brane thickness was in part discussed in considerable 
d e t d  by J. Janesick, SPIE Vol. 570 (1985). Correspond- 
ing energy band diagrams are drawn in FIG. 1 for the 
five labeled regions at points 1-5 shown in FIG. 2. Note 
that the diagram of FIG. 2 is a function of membrane 
thickness including the n-channel. Only the device 
physics between points 4 and 5 will be discussed below 
because it is in this region where the flash gate (and 
backside charging) yields the optimum in QE perfor- 
mance. Note that this region is deep in the membrane. 
Backside Depletion 
The increase in sensitivity between points 4 and 5 is 
attributed to the frontside depletion edge (shown in the 
diagram of FIG. 3) reaching the backside of the CCD. 
As the depletion edge is caused to be closer to the back- 
side through thinning the back, the Fermi level relative 
to the valence band increases, as shown in FIG. 1 at the 
various points labeled 1 through 5 to correspond to 
points indicated in FIG. 2. As that thickness decreases 
and the Fermi level rises, the positive interface states 
4,760,03 1 
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located at the backside Si-Si02 interface are in effect 
neutralized by electron trapping, which in turn causes 
the backside well to decrease, thereby increasing the 
QE as shown in FIG. 2. This sequence of events at the 
backside occurs rapidly over a small change in mem- 5 
brane Jhickness (approximately over 1 Debye length 
region to form on both sides of the n-p junction. The 
depletion region, x,,, above the junction changes only 
slightly with V, due to the high doping of the n-chan- 
ne1 and varies in accordance with the equation: 
1 (1)  ’700A for the TI 3PCCD). For convenience the scale 2aN.4 
of FIG. 2 is shown in FIG. 1. A thinned membrane of xfl = [ qND(NA + ,VD) fVbr + 1 ”d)] 
between 5 and 6 pm is thus shown to be adequate, al- 
though thinning to between 3 and 4 Pm is Possible. 
It should be mentioned that electron trapping can 
plied near the backside under cold operation (the mani- 
10 where Vbr is the built in voltage (0.6V), E S  is the permit- 
tivity of silicon ( 1 , 0 4 4 ~  10-12 of is the elec- 
impurity concentration within the n-channel and NA is 
also take place when photogenerated electrons are sup* 
festation of QEH). It has been exF’mental’Y shown 
that the blue QE significantly increases when signa1 l 5  
tronic charge (1.6 x 10- I9 coulombs), No is the n- 
the p-impurity concentration of the epitaxial layer 15. 
FIG. 5 plots xfl as a function of v, for different epi- electrons are trapped at the backside Si-SiOz interface 
as the positive interface states are neutralized reducing 
the size of the backside well. Under the conditions 
where the size of the backside well is minimized (again 
taxial layer resistivities. In of TI 3PCCD 
(No= 1 X lO16cm-3, NA= 1.5X 1015cm-3), xnvaries by 
less than Pm Over a 3ov change in v,. 
either through moving the frontside depletion edge to 20 
the backside or trapped photogenerated charge), that a region 
In addition to the around the n-p junction, 
from the gate side as 
backside charging is considerably effective for the voltage between the gate and n-channel increases 
only a small amount of negative static charge is rimes- 
sary at the CCD surface to pull the energy bands into 
the accumulated state. As will be shown below, the 25 Source in depleting the n-channel. At Some 
flash gate of the present invention is also more effective 
with vJIP Here that depletion forms much more rapidly 
for a given change in Vn.Dcompared to xnand is the main 
v!lP 
will be suffciently large to cause the two depletion 
under these Same conditions, and in addition is perma- edges to meet and full depletion of the channel is 
nent. achieved (this is approximately 12V for the TI 3PCCD 
Note from FIG. 2 that the backside dark current also with vfg=ov,  vsub=Ov). Under these conditions, 
sharply rises between points 4 and 5. As the Fermi level 30 v n p  loses all control of the frontside depletion edge, Xp! 
rises, it is easier for electrons to “hop” from the raised because any change in Vflp only effects depletion near 
Fermi level to the conduction band through interface the input and Output diodes within the fl+ and surround- 
states. Also, since the backside well is significantly ing P-rdOns. When the r ~ h a n n e l  is fully depleted, 
smaller, electrons at the backside can diffuse from this control of the frontside depletion edge C O t m S  totally 
well to the frontside potential wells where they are 35 through Vsuband Vk. 
collected and transferred out as signal carriers. For a fully depleted channel, the potential distribu- 
tion and the depth of the frontside depletion edge 
within the CCD can be analytically found if an idealized 
It will be further shown below that the performance doping distribution is assumed for the buried channel 
of the CCD flash gate of the present invention is highly 40 layer. One such doping is the “box distribution,” where 
dependent on Fermi position at the backside. The flash the impurity concentration is constant throughout the 
gate will achieve maximum accumulation (i.e., maxi- n-layer. Using the symbols defined in FIG. 6, the poten- 
mum QE) when the Fermi level is at its highest level or tial within the CCD can be found by satisfying the 
when the backside is fully depleted. Because depletion Poisson’s equations: with the boundary conditions: 
control is an integral part of the flash gate concept, it 45 
will be shown how the frontside depletion edge can be 
moved to the backside, not just by thinning, but through 
art CCD (TI 3PCCD) perpendicular to the frontside 50 
ne1 11 in an epitaxial layer 15 has n+ contacts 12 and 13 
Depletion Edge Control 
d2$ - d < x < O  (2) 
-=- d2S qN4 I < x <  t + X ,  
- = o  external voltages applied to the CCD. dx2 
d2$ 4 N D  (3) FIG. 3 shows a simplified cross section of the prior- 
and parallel to a CCD signal channel. An n-buried chan- 
= - -cs O < X < I  
(4) 
at both ends which form the input and output diodes, 
respectively. The frontside depletion edge (shown by a 
dotted line 14) is dependent on three bias voltages 55 with the boundary conditions: 
shown: 
dx2 CS 
(i) V,= the frontside depletion voltage; $(x = -4 = Vfg 
bxs 1 - 
\ir(x = 0-) = $(x  = O+) 
(ii) Vk= the frontside gate voltage; and 
(iii) Vsub= the substrate voltage. 
The constraint on the voltage applied to the input and 60 dJi 
output diodes, Vnp, is that it must be sufficiently large to 
carriers (electrons) under the normal bias conditions 
applied through Vf- and Vrub. For the TI 3PCCD this 
voltage is approximately 30V. FIG. 4 depicts pictorally 65 
the various voltages and the conditions before the n- 
(e.g., zero volts) a change in V, causes a depletion 
completely deplete the n-buried channel of majority 
channel depletes completely. For a fixed Vsub and Vf, $(x = I - )  = S(x = r f )  (9) 
7 
4,’760,03 1
8 
-continued gate voltage of 20 V creates a depletion depth of 6.0 pm 
The depletion depth, xp, in the p-region as a function 
J(x = f + xp) = 0 (10) from the frontside surface. 
of Vflp is given by: The potential + (as a function of x) throughout the CCD 
can be found by solving Equations (2), (3), and (4) yield- 5 
ing: k (23) 
J I I  = V h  - Eo& + 4 - d < x < O  (11)  
$2 = + m m  - 7 (x - Xn)* 0 < x < 4ND 
6.S 
(12) lo 
(13) 
A plot of depletion depth, xp. as a function of front- 
side depletion voltage, Vnp, is shown in FIG. 8 with 
frontside gate voltage, Vf-, as a parameter, showing the 
depletion depths when V, loses control. The envelope 
of this plot represents the condition of maximum deple- 
tion given by Equation (23). For example, when one 
sets Vnp=30 V, a maximum depletion depth, xp, of 
about 4.8 pm is obtainable for V ~ = 2 0  V. 
qN.4 
26s 
$3 = -(x - f - xp)* I < x < r + xp  
where: 
qN#n Eox = - (14) 
fox 
(15) Substrate Depletion Edge Control 
+,ax Jr/ ( 1 + s) 2o Since the frontside gate voltage, Vf-, is referenced to 
the potential of the substrate, the depletion distance, xp, 
(16) can also be adjusted through the substrate voltage v s u b .  
In other words, if the substrate voltage is increased by 
1 V, the depletion edge will shrink by the same amount 
(17) 25 when the gate voltage is lowered by 1 V. Since varying 
the substrate voltage is more convenient and less stress- 
ful to the CCD, it is preferable to change the depletion 
edge through Vsub and leave the gate voltage fixed. 
2(v/, + v , ~ ~ )  + vox - {vox~voX + qvfg + v,, )]}i 
JJ = 2 
2 
V o x = - ( l  2qN,4tz +s) 
6.S 
NA 
x , = t - -  ND xp 
t 
xp = (%) 
where is the permittivity of the oxide (3.45 x 10-13 
F/cm), d is the oxide thickness (cm), t is the n-channel 
thickness (cm), xp is the frontside depletion depth in the 
p-region (cm), $mox is the maximum potential (V) 
within the channel, xfl is the position of Jlmax from the 
n-p junction interface (cm), J l~ i s  the potential (V) at the 
metallurgical junction, $imp is the voltage required by 
Vnp to completely deplete the n-channel, and Eox is the 
electric field (V/cm) across the oxide. 
When the flat band voltage VFB is included, the gate 
voltage, V/s, must be modified: 
where dnrr is the gate-semiconductor work function 
difference (V) and QJS is the fixed positive charge den- 
sity (Coulombs/cm2) within the oxide. Typical values 
for VFBare - 1 to -2 V, but for convenience, all results 
presented below will assume it to be zero. The effect of 
VFB is to increase the gate voltage by -VFB. 
Using the equations above, FIG. 7 plots the potential 
distribution within the CCD channel as a function of 
distance for various Vf- The doping parameters and the 
thicknesses of the n-channel (1.5 pm) and the oxide 
(loo0 A) shown in FIG. 7 best represent that of the TI  
3PCCD. It can be seen that the total depletion depth, 
(xp+t), increases with increasing Vfi. For example, a 
3o Typically all phascs are set to approximately + 10 V 
during signal integration. 
FIG. 9 plots depletion depth, xp, as a function of 
substrate voltage, Vsubr for various levels of frontside 
gate voltage, VhY leaving the frontside depletion volt- 
35 age, V, fixed at 30 V. Note that a positive change in 
Vsub causes a decrease in depletion depth while a nega- 
tive change causes an increase in depletion depth. For 
the TI 3PCCD the depletion depth changes less then 2 
pm over a 20 v range of v s u b  for v&= 10 V. The deple- 
40 tion depth is also bounded by the two horizontal lines 
shown in FIG. 9. The lower line indicates the bias con- 
ditions that promotes inversion of holes within the n- 
channel. In other words, when the surface potential, Jlr, 
at the Si-Si02 interface is less than the substrate poten- 
45 tial, holes from the channel-stops (which are connected 
to the substrate) migrate beneath the gate region. Under 
these conditions, Vb and Vrub lose control of the front- 
side depletion edge. For example, Vsub=OV, and 
V&=-5 V promotes the onset of channel inversion. 
50 This is also observed in FIG. 7, where Jls=OV when 
Vh= - 5  V. For the TI 3PCCD, that channel inversion 
typically occurs at Vyg= -7 V. The top horizontal line 
shown in FIG. 9 indicates that point where the CCD 
n-channel is fully depleted; any bias condition above 
55 this line indicates that the channel is not depleted fully. 
FIGS. 10 and 11 experimentally demonstrate that the 
QE increases when the frontside depletion edge moves 
away from the backside by an increase in Vsub FIG. 10 
is a photograph of a CRT display of a 4OOO A flat field 
60 image from a CCD showing a small nearly round region 
(ZOOX 200 pixel diameter) on the CCD which was pur- 
posely “spot-thinned” into the frontside depletion edge 
(V/g= 10 V, Vsub=O, Vnp=30 V) showing an increase 
in QE due to an increase in the Fermi level at the back- 
65 side. The thinned region is a factor of 5 higher in sensi- 
tivity than the surrounding area and represents where 
the frontside depletion area meets the back surface. The 
CRT displayed image shown in FIG. 11 was produced 
4,760,03 1 
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in a similar manner except that the substrate voltage was 
increased to + 10 V which moves the depletion edge 
away from the backside, causing the QE to drop sharply 
due to the formation of a larger backside well. In both 
of these figures, the images are shown as displayed on a 
cathode ray tube using only every seventh pixel in each 
row, each pixel being displayed with intensity (bright- 
ness) as a function of sensitivity. Thus, by increasing the 
substrate voltage, the sensitivity of the thinned region 
on the CCD becomes less than even the unthinned sur- 
rounding area. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
CCD Flash Gate 
The theory behind the present invention which is 
comprised of a CCD flash gate will now be described. 
When a metal with a high work function makes intimate 
contact with the backside of the CCD, a contact poten- 
tial develops which can promote strong accumulation 
and possibly achieve the QE-pinned condition. FIG. 
12u is a cross section of a CCD very similar to the prior- 
art CCD shown in FIG. 3 of this application (and FIG. 
6 of the aforesaid patent application) comprised of a 
p-doped Si layer 20 epitaxially grown over p+ substrate 
21 and a diffused n channel 22 over which a CCD gate 
structure is fabricated to complete the frontside. The 
backside, which is to be illuminated, is overthinned to 
produce a membrane under the n-channel. Additional 
detail of this CCD is the same as shown in FIGS. 3 and 
4. The primary difference is that over a native Si02 film 
23 on the thinned backside area there is deposited as a 
flash gate a metal film 24 sufficiently thin (few monolay- 
ers) to be transparent. The normal potential decreases 
near the interface of the backside semiconductor 20 and 
the oxide film 23 in the thinned area, as shown by a 
dashed line S. As a consequence, photogenerated elec- 
trons may be trapped near that interface. Upon flashing 
a thin film of metal over the native Si02, the potential is 
increased near the Si-Si02 interface, as shown by the 
solid line 26, causing photo electrons to be accelerated 
toward the buried n-channel. 
The ideal metal flash gate contact will be analyzed 
and then the electric fields generated within the CCD as 
a function of the contact potential will be calculated. 
Following that, the flash gate configuration, which 
includes a native oxide between the CCD and the metal, 
will be analyzed. But first it should be noted that the 
metal flash gate may be used to equal advantage to 
increase the QE of a p-n photodiode shown in FIG. 12b 
having diffused n+ and p+-regions for the diode 
contacts. In the case of such a photodiode, the flash gate 
shown on the thinned p-side may alternatively be on the 
n-side. In other words, as is also true of the CCD, the n 
and p-doping can be interchanged. 
The Ideal CCD Flash Gate 
FIG. 12c, shows the CCD and metal separated at a 
large distance d with the metal having a larger work 
function than the CCD. Under these circumstances, the 
Fermi levels do not coincide and the system is not in 
equilibrium. When the metal and CCD are moved 
closer together as shown in FIG. 12d. electrons will 
tunnel from the CCD to the metal when the physical 
separation d is on the order of less than 30 8, or about 6 
interatomic distances. The flow of electrons creates a 
10 
12e. This generates an electric field within the CCD 
which raises the potential energy of the electrons with 
respect to the those on the metal until the two Fermi 
levels coincide, at which point the tunneling current 
5 stops. The contact potential which develops after this 
current flow is simply given by the work function dif- 
ference between the CCD and metal gate: 
V,=-+m+(x+  V") (24) 
10 
where V, is the contact potential (or surface potential), +,, is the work function of the metal and (x + Vn) is the 
work function of the CCD where x is the energy differ- 
ence the conduction and to the vacuum levels (x=4.15 
15 CV for silicon), and Vn is the energy difference between 
the Fermi level and the conduction band which can be 
found as a function of NA, by the equation: 
where Eg is the bandgap for silicon given by: 
25 
7.021 x IO-JT~ (26) 
1 1 0 0 +  T Eg = 1.1557 - 
where T is the temperature ('k), and Ni is the intrinsic 
30 carrier concentration given by: 
ni=3.87X l0l6 Tv2 exp(--Eg/2kTj (27) 
where k is Boltzmann's Constant (8.62X 
The electric field, EA, generated within the CCD due 
to the contact potential, V,, can be calculated from the 
following equations: 
eV/K). 
35 
40 
f l u U , ~ )  = [euF(ecLi + U - 1) + ecUF(eu - U - I)]$ (29) 
where U is the normalized potential (U = V/kT)) in the 
45 CCD, Uy is the normalized doping potential (Up- 
(Ei-EjVkT) where Ei is the intrinsic level of silicon 
and Eyis the Fermi level for the doped material, and LD 
is the intrinsic Debye length given by: 
50 1 ..=(E) 00) 
The value given by the potential function F(U,Ujj in 
55 the CCD at a distance x from the surface is given by the 
relationship: 
and is used to find the electric field as a function of 
distance from the surface. 
FIG. 13 shows the electric field generated within the 
65 CCD, based on the equations above for different values 
of V, for a doping concentration of NA = 1.5 x 1015 
cm-3. Note that small contact potentials generate large 
electric fields at the backside of the CCD. It can be 
negative charge in the metal and an accumulation of 
holes at the surface of the CCD, as indicated in FIG. 
4.760,03 1 
11 
shown that field strengths of greater than - lo5 V/cm 
are required to keep photo electrons from diffusing to 
the backside and achieve the QE-pinned condition at all 
wavelengths of interest (1-10,ooO 8,) Therefore, 
contact potentials of greater than -0.2 V are required 
as shown by FIG. 9. 
CCD Rash Gate With Interfacial Layer 
In practice the full contact potential does not drop 
entirely within the CCD, but in part develops across a 
native oxide film which forms at the surface of the CCD 
after thinning. To understand the effects of an oxide 
film on the CCD flash gate, the energy band diagrams 
shown in FIGS. 14a and 146 will now be considered. 
FIG. 140 shows interface states located at the Si- 
Si02 interface which are positively charged above the 
Fermi level (or when empty of electrons) and neutral 
when below the Fermi level (or when filled with elec- 
trons). The positively charged interface states will re- 
sult in the formation of a surface depletion layer leaving 
a space charge layer of uncompensated boron ions (Le., 
a backside well). The total charge contained within the 
space charge region is equal in magnitude to the total 
charge associated with the positive charge in the sur- 
face states. 
When the metal approaches the CCD to the point 
where the tunneling probability is high enough, elec- 
trons will tunnel from the interface states as opposed to 
the CCD semiconductor matrial. If the density of inter- 
face states is high enough, the states will supply all the 
charge necessary to set up the contact potential re- 
quired to align the Fermi levels between the CCD semi- 
conductor and metal as shown in FIG. 14b. The result- 
ing band structure within the CCD is essentially the 
same as before the metal contact, except that the bands 
may bend up slightly by AV, if some electrons are sup- 
plied by the CCD semiconductor. In this case, the 
contact potential that develops between the metal and 
CCD semiconductor is dropped across the native oxide 
instead of within the CCD semiconductor and the back- 
side remains in depletion as opposed to accumulation. 
As will be shown hereinafter, interface states in practice 
do play a very important role in achieving the QE- 
pinned condition when using the CCD flash gate. It is 
therefore important to understand quantitatively the 
correlation of surface potential as a function of interface 
density for different flash gate metals. 
An expression has been obtained to describe surface 
potential as a function of interface state density and will 
be given here. The expression assumes that: (1) the 
interfacial layer is very thin to allow for tunneling (na- 
tive oxides are typically less than 16 8, immediately 
after thinning and grown to 30 8, when fully aged), (2) 
the surface states are a property of the semiconductor 
and are independent of the metal (this last assumption is 
necessary because the interface structure changes with 
time due to diffusion of the metal into the CCD semi- 
conductor, as will be discussed more fully below, and 
(3) the interface state density is constant about the 
where 
12 
and +o is a parameter of the surface energy before 
contact, and is defined by the equation: 
(34) 
where V, is the surface potential (eV) before the metal 
contact was formed and V, is the energy difference 
between the valence and Fermi level within the bulk of 
the CCD semiconductor given by the equation: 
15 
(35) 
2o It is important to note the two limiting cases of Equa- 
tion (32). When the interface density is low such that 
C2 -1, the surface potential reduces to the ideal metal to 
CCD semiconductor contact (Le.. Equation (24)). How- 
25 ever, when the number of interface states is large such 
that G-10, Equation (32) reduces to V, = V,, indicat- 
ing that the surface potential is independent of the metal 
work function, resulting in no change in the band bend- 
ing within the CCD semiconductor material. 
It is also important to note from Equation (32) that 
the surface potential is highly dependent on the position 
of the Fermi level. When increasing the Fermi level, 
Le., increasing V, given by Equation (35), by reducing 
the doping concentration, NA, the surface potential 
35 even  by Equation (32) increased towards accumula- 
tion. This can be seen more clearly in FIGS. 15 and 16 
which plot surface potential as a function of surface 
state density for impurity concentrations of 1018 (p+ for 
the TI 3PCCD), 101s (p for the TI 3PCCD) and 1010 
QO ~ m - ~  (intrinsic silicon) for gold and platinum gates with 
work functions of 5.2 and 5.6 eV respectively assuming 
an initial band bending, V,,,, of 0.2 eV. Corresponding 
Fermi levels using Equation (35) for these concentra- 
tions are 0.09, 0.26 and 0.55 eV, respectively. From 
45 these plots it is seen that as long as the surface state 
density is below 1013 states, the CCD will remain in the 
desired accumulated state. Unfortunately, interface 
state density for native oxides range widely depending 
on the environmental history of the surface. For exam- 
50 ple, surface states densities have been measured as high 
as 1015 states/crnz for freshly cleaved silicon without 
oxide and reduced to the level of approximately 1013 
states/cmz for aged native oxides (surface state densities 
as low as 1010 statedcml can be achieved for thermally 
statedcmz (the vertical lines shown in FIGS. 15 and 16) 
is assumed, the surface potential either results in deple- 
tion (V,>OV) or accumulation, (V,<OV) depending 
on the position of the Fermi level at the surface. 
3o 
55 grown oxides). If a surface state density of 3x 1013 
Fermi level. 
It can be shown with the aid of FIGS. 140 and 146 
that the surface potential V, developed by a metal 
contact with a p-semiconductor through an interfacial 
layer varies with surface state density D, (states/cm- 
2/eV) as: 
60 The Fermi level can either be controlled by doping 
COnCentratlOn (as discussed above) or can be controlled 
by the external voltages to the CCD (as discussed here- 
inbefore under the subheading “Depletion edge con- 
trol”) by moving the frontside depletion edge to the 
65 backside through the substrate voltage VI&. Therefore, 
it is important to remember that the curves shown in 
FIGS. IS and 16 can aiso describe the behavior of the 
surface potential as the backside is depleted through 
&=cziEgs+x4rn) + i l  - c z M O -  Vp (32) 
4,760,03 1 
13 14 
vsub. For example, as the frontside depletion edge target (gold or platinum) and an inert gas introduced 
moves to the backside through Vsub, the initial band into the evacuated chamber produces a plasma which is 
bending, V, decreases and the Fermi level, Vp, in- contained by a magnetic field. The ionized gas mole- 
creases. Both these factors work in the same direction in cules collide with atoms of the metal target, releasing 
pushing the surface potential towards accumulation. 5 them. The metal atoms are then attracted to the back- 
FIGS. 15 and 16 will be referred to hereinafter in ex- side of the CCD, which acts as the anode, thus coating 
plaining experimental observations. the back surface. 
FIG. 17 shows the effect of aluminum on surface Another technique that may be used is electron beam 
potential which has a work function of approximately evaporation. It is more versatile and allows faster depo- 
4.3 eV which is (significantly less than the work func- 10 sition rates, but does require rotation of the specimen to 
tion of the CCD). Instead of coming from the CCD, assure uniform coverage due to the smaller sources 
electrons will flow from the aluminum gate into the generally used. In this method, a boule of target mate- 
surface states of CCD causing a positive contact poten- rial is heated by an electron beam at high energy densi- 
tial promoting additional depletion at the surface. ties releasing atoms by evaporation. The result is depo- 
Therefore, aluminum is obviously the wrong choice to 15 sition of relatively low energy atoms on the backside of 
incorporate as a CCD flash gate. Most work functions the CCD, but possible radiation damage to the CCD 
for the metals are below the work function of the p-sili- from X-rays produced at the target can result. Deposi- 
con. Experimental results for several metals with the tion chamber configuration seems to determine the 
highest work functions will now be presented. extent of damage. Generation of high potentials due to 
20 stray electrons reaching the substrate is also a problem. 
Experimental Results If the substrate is kept floating with respect to ground 
The CCD flash gate was a result of attempts to make or at the filament potential, this can be avoided, but 
an insulated gate on the backside of the CCD. The another problem, bombardment with positive ions, re- 
original intention was to devise a structure by which the sults. 
surface potential at the backside of the CCD could be 25 Considering these difficulties, magnetron sputtering 
controlled by an external voltage source in producing would seem to be the best choice for depositing flash 
the QE-pinned condition. To accomplish this, the CCD gates. However, the high kinetic energy of the sput- 
was first coated on the backside with a MgFz layer of tered atoms may cause damage to the silicon surface as 
about IO00 8, thickness by thermal eva oration. On top in e-beam evaporation. To test this, a CCD was vacuum 
applied on a small backside area of the CCD. The thick- ration using simple resistance heating. In this method, a 
ness of the metal gate was chosen by measuring gold tungsten filament is wetted with Pt by wrapping it with 
films deposited on glass slides for both optical transpar- a fine platinum wire and applying a large DC current 
ency and electrical conductivity. It was found from across the filament at low voltage. The current is then 
these slides that while thinner is optically better, there is 35 increased to evaporate Pt from the filament onto the 
a minimum thickness of about 20 A below which the stationary CCD. While thickness control is not as pre- 
gold films are not conductive. After deposition, the cise, this technique is very gentle to the CCD because 
gold gate was bonded out to a backside gate voltage, there are no high energy particles involved, although 
vbp Increasing Vbg positively caused the QE to drop, the risk of heating the CCD by radiation from the hot 
due to the increase in the backside depletion depth. 40 filament is present. 
However, when vbg was biased negatively, the CCD In all cases, coatings were deposited on the CCD 
immediately saturated due to minority carrier (elec- back surface after cleaning, by rinsing with methanol 
trons) leakage through the MgF2 layer. It is suspected and air drying. Owing to the fragile nature of the 
that pinholes and impurities in the MgFz caused the thinned CCD, no other cleaning, such as ultrasonic or 
large leakage of this dielectric layer. At this point, it 45 nitrogen stream, was attempted. Some devices had pre- 
was realized that the insulation requirements through viously been coated with the organic phosphor Coro- 
the dielectric layer of the backside gate are extremely ene to enhance UV response. This coating was removed 
critical and acceptable leakage currents must be on the with Trichloroethane before cleaning, so that only the 
order of the normal CCD dark current (<0.01 e-/- 20-30 A native oxide remained. Machined aluminum 
sedpixel at - loo' C.). so masks were constructed which fit securely into the 
Fortunately, the flash gate presents an alternative CCD package, close to the surface, and could be ro- 
means of controlling the CCD backside surface poten- tated to expose different areas on the array. The front- 
tial. In comparing the QE of the backside gate region to side of the devices was shielded with aluminum foil to 
that of surrounding areas, it was noticed that the gate prevent any metal from depositing on the front contact 
significantly enhanced the QE even when grounded 55 paths. All coatings were done with the CCD at room 
(Vbg= Ov). This observation provided the impetus for temperature. 
applying the first CCD flash gate, without an insulating Four metals were chosen for deposition as flash gates; 
layer. A variety of gate materials and deposition tech- Pt, Au and Ni, all of which have higher work functions 
niques were used in investigating the flash gate. Three than that of p-silicon, and aluminum in order to observe 
vapor deposition techniques were employed and will 60 the effect of a metal gate with lower work function as a 
briefly be described here. test of theory. Experiments have confirmed that plati- 
Direct collision sputtering involves the creation of an num, gold and nickel are good candidates for the CCD 
ion plasma which releases metal atoms from a target by flash gate. 
collision. This method is convenient for coating delicate It appears that gold is too mobile in silicon, and vice- 
specimens like the CCD due to the omnidirectional 65 versa, to be practical unless the device is kept at room 
scattering of material which results in uniform films temperature after deposition. Platinum is less mobile, 
with a stationary sample. For producing a flash gate, a but still shows evidence of diffusion at higher tempera- 
large negative potential (-3000 V) is applied to the tures. While platinum appears to be the best choice for 
of this dielectric layer, a thin (- 100 1 ) gold film was 30 coated with platinum for comparison by thermal evapo- 
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the current CCDs, due to its high work function and 
relative stability, it may be possible to use nickel on high 
resistivity devices. The ability to produce full depletion 
at the backside should lower the metal work function 
required to pull up the QE. This would improve long 
term stability, since nickel diffuses very slowly, if at all, 
at or below room temperature. 
For the CCD flash gate, the metal films may be so 
thin that their effect on optical properties of the surface 
is negligible since sheet conductivity is not required 
because no bias is applied. Experimental thickness of the 
metal films was determined in the same way as for the 
backside gate, Le., by depositing films on glass prior to 
the CCD. Verification of thickness for very thin films 
(< 1 monolayer) was done in a relative manner by com- 
paring different thicknesses on the same CCD using 
10,OOO A light where transmission is poor for most met- 
als. FIG. 18 shows the transmission of various gold film 
thicknesses as a function of wavelength. Similar trans- 
mission characteristics are found for nickel and plati- 
num. As can be seen, negligible absorption occurs for 
flash gate thicknesses less than 10 A (d monolayers). 
A preliminary test of the use of anti-reflection coat- 
ings to decrease reflection loss from the back surface 
has been done. A two-layer coating of Ti02 (910 A) and 
A1203 (550 A) was applied to a flash gate on the back of 
a CCD. The coatings effectively increased QE of this 
device. 
EXAMPLE 
The 4OOO A flat field image shown in FIGS. 190 and 
19b shows the sensitivity (QE efficiency) of the first 
CCD to utilize the flash gate. The particular CCD for 
this experiment was purposely chosen because the cor- 
ners and outer regions were overly thinned to the point 
where the frontside depletion edge reaches the backside 
under nominal bias conditions (i.e., Vsub=O, Vjg= 10 V, 
V,=30 V). The upper half of the CCD was coated 
with a 50 A gold flash gate and the lower half was 
masked and left untreated. The frontside depletion edge 
can be clearly seen in FIG. 190 and is graphically drawn 
and labeled in FIG. 196. Within the overlay region, the 
flash gate produces the QE-pinned condition. No signif- 
icant change in QE is observed for the center region 
after the flash gate was applied. The sudden change in 
QE at the frontside depletion edge is attributed to 
where the Fermi level at the backside rapidly increases 
due to depletion which, as discussed with reference to 
FIG. 15, reduces the initial band bending (Le., V,) and 
effectively increases the work function difference be- 
tween the gate and CCD causing the surface potential 
to increase towards accumulation. For a given surface 
state density (say 3 x 1013 states/cm2/eV), the surface 
potential can dramatically "switch" from depletion to 
accumulation as calculated in FIG. 15 and graphically 
illustrated in FIG. 20 when the frontside depletion edge 
approaches the backside over a thickness change of a 
Debye length. 
It is well known that gold diffuses into silicon (and 
vice-versa) at room temperature. Therefore, a change in 
sensitivity may occur attributable to a change in struc- 
ture at the backside due to this diffusion process. It is 
believed that the gold either diffuses to the Si-Si02 
interface, reducing the number of interface states (by 
t ing up dangling bonds found there), or destroys the 30 BI native oxide altogether. In the event that the number 
of interface states are reduced, the surface potential will 
16 
increase (cf., FIG. 15) towards accumulation, increas- 
ing the QE within the center area. 
It is clear from the experimental results that the flash 
gate provides a means of achieving permanent accumu- 
5 lation at the backside of the CCD, resulting in increased 
QE, possibly to the pinned condition, and the elimina- 
tion of QEH. This makes the flash gate preferable to 
backside charging with ultraviolet flood illumination, a 
technique disclosed in the aforesaid copending applica- 
10 tion, which is a transient effect. It is also clear, however, 
that the flash gate will only achieve maximum effective- 
ness under certain conditions. These conditions are as 
follows: 
1. The oxide upon which the gate is deposited must be 
relatively free of damage. While it is certain that the 
Si-Si02 interface states play a major role in determin- 
ing the QE, the origin and number of these states, and 
the effect of metal or other diffusing species on them, 
is not clear. Theory indicates that a smaller number of 
interface states is beneficial because it minimizes the 
'natural' band bending at the surface (V, in Equation 
(34)), which the gate must overcome for accumula- 
tion. It has been observed that the flash gates are most 
effective on devises with well aged native oxides, and 
that any disturbance of the interface, such as damage 
from high energy particles during deposition pro- 
cesses, will affect flash gate performance. 
2. In order for the flash gate to be able to bend the bands 
up at the surface, the depletion of the p-silicon from 
the frontside must be complete. The advantages of 
depletion are twofold in that it effectively reduces the 
work function of the p-silicon and also reduces the 
number of empty, positive surface states. The devices 
may be thinned from the backside to approximately 
reach the depletion region, at which point the sub- 
strate voltage can be varied to extend the depletion 
edge farther. Thinning is a difticult process to prop- 
erly control because the optimal thickness is only a 
few microns and must be fairly precise. With the 
present state of the art in thinning, full depletion can 
be reached only in some areas of the CCD array. 
However, fmd adjustment for full depletion can be 
made by adjusting the substrate voltage. 
In order to make the depletion condition easier to 
45 achieve, a higher resistivity p-region should be used in 
the CCD. This would allow the fields to extend deeper 
so that the device would not need to be so thin. The 
extra thickness is desirable not only for thinning con- 
straints, but also results in higher QE for IR and high 
50 energy x-ray wavelengths which pass through a thin 
device. Regions of heavier doping at the backside 
which are commonly created by ion-implantation or 
diffusion are not recommended, and not necessary, for 
the flash gate CCD. A CCD of the type described 
55 above, with 15 microns of 100 Ohm p-silicon, has been 
tested. As expected, the depletion edge can readily be 
brought to the backside by voltage control after thin- 
ning. This was the first CCD in which the desired de- 
pletion condition was achieved in all areas of a CCD 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in tke art. For example, although 
65 a native oxide film of 30 A thickness has been referred 
to as the insulating film between the metal flash gate and 
the backside of the semiconductor device, it is recog- 
nized that it takes too long to grow a native oxide film 
- 7  -~ 
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60 with a flash gate. 
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of that thickness after thinning. What is important about 2. A method as defined in claim 1 wherein the step of 
the oxide film, aside from its thickness, is that it be providing for said depletion edge to extend to the sur- 
relatively free of damage, with few surface states face of said predetermined layer is comprised of thin- 
(< 1013 states/cm2) like aged native oxide. One skilled in ning said predetermined layer to less than six microns. 
the art may be able to grow such a quality oxide film 5 3. A method as defined in claim 1 wherein the step of 
more quickly by chemical treatment ofthe semiconduc- providing for said depletion edge to extend to said sur- 
tor surface, such as with diluted nitric acid (10% HNO3, face of Said Predetermined layer includes applying a 
90% distilled water) for two minutes, followed by a bias 
4. A method as defined in claim 1 wherein the step of wash to remove all traces of the acid, and then thor- 
oughly air drying the oxide surface. Consequently, it is 10 providing for said depletion edge to extend to said sur- 
intended that the claims be interpreted to such face of said predetermined layer is achieved by thinning 
said semiconductor device to place said depletion edge modifications and variations. near the surface of said predetermined layer, applying a 
bias voltage to said metal film, and adjusting said bias 
15 voltage to control said depletion edge to be at said 
surface of said predetermined layer. 
5. A method as defined in claim wherein said step of 
providing said thin oxide film consists of growing a 
to said 
What is claimed is: 
A method ofproducing a semiconductor d e ~ c e  for 
sensing light, said device having a junction between 
p-doped and n-doped layers of semiconductor material, 
and two ohmic contacts, one contact to said p-doped 
layer and one contact to said n-doped layer, said device 
predetermined layer and deliver photogenerated minor- 
ity carriers through said junction for collection, a tech- 7. A method as defined in claim 5 where said oxide 
for the depletion edge from said junction to extent to 8. A method as defined in claim 5 wherein said quality 
said surface of said predetermined layer, and using a 25 oxide film is provided with an interface state density 
metal having a larger work function than said semicon- 
oxide film. being adapted to receive light through a surface Of a 20 6. A method as defined in claim 5 wherein said oxide 
film is native oxide grown to about 30 A by aging. 
nique for improving quantum efficiency by providing film is grown by treatment with nitric acid to 30 A. 
level below approximately 3 x  1013 states/cmz-ev. 
ductor m a t e d ,  providing a metal film Over said Surface 
of said predetermined layer with a thin oxide film be- 
9. A method as defined in claim 1 wherein said prede- 
termined layer is provided with a doping level less than 
tween said metal film and said surface of said predeter- 
mined layer, whereby the energy bands, which nor- 30 
mally decreases near said surface of said predetermined 
layer to produce a trap for minority carriers, is caused 
to instead increase causing minority carriers to be accel- 
erated toward the other layer of said semiconductor 
material. 35 
about 1015 cm-3. 
10. A method as defined in claim 1 wherein said pre- 
determined layer is provided with a doping level in the 
order of IO15 cm-, and said quality oxide film is pro- 
vided with an interface state density level below ap- 
proximately 3 x 1013 states/cm2-ev. : * * . *  
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